What is claimed is:

1. A method of providing an intermediate dielectric isolated silicon structure comprising the steps of:

forming a trench pattern on a semiconductor substrate;

forming a dielectric layer on the surfaces of said trench pattern;

forming a heavily doped buried p⁺ layer around said trench pattern;

exposing semiconductor surface on the bottom of said trench pattern;

depositing silicon to fill said trench pattern;

forming buried porous silicon layer around said filled trench pattern;

oxidizing said buried porous silicon layer and forming a thin oxide over said deposited silicon surface; and

forming said isolated silicon islands.

- 2. The method of forming dielectric isolated silicon structure according to claim 1, wherein said trench surface is lined with silicon dioxide, using thermal oxidation, low pressure chemical vapor deposition (LPCVD), and/or plasma enhanced CVD.
- 3. The method of forming dielectric isolated silicon structure according to claim 2, wherein said silicon dioxide liner thickness is approximately between 1000 °A and 2000 °A.
- 4. The method of forming dielectric isolated silicon structure according to claim 1, wherein said heavily doped buried p⁺ layer is formed by implanting B⁺ ions with a dose of ap-

TSMC-01-0999

proximately between 10¹⁵ and 10¹⁶ atom/cm².

5. The method of forming dielectric isolated silicon structure according to claim 4,

wherein said buried p⁺ layer depth is approximately between 4000 °A and 6000 °A.

6. The method of forming dielectric isolated silicon structure according to claim 1,

wherein said silicon film filling the trench is selective epitaxial silicon.

7. The method of forming dielectric isolated silicon structure according to claim 6,

wherein, said selective epitaxial film is deposited using methods of molecular beam expitaxy,

low pressure CVD, plasma enhanced CVD, and/or liquid phase epitaxy.

8. The method of forming dielectric isolated silicon structure according to claim 1,

wherein said buried porous silicon layer is formed with anodic etching process comprising:

etching bath composition: 10% - 40 % HF

current density: 10 - 60 mA/cm²

9. The method of forming dielectric isolated silicon structure according to claim 1,

wherein said buried porous silicon layer is oxidized at approximately between 850 and 1050 °C.

10. The method of forming dielectric isolated silicon structure according to claim 9,

wherein said isolating silicon dioxide layer has a thickness of approximately between 4000 °A

and 6000 °A.

11. The method of forming dielectric isolated silicon structure according to claim 1, wherein said thermal oxide on epitaxial silicon layer is removed to expose silicon islands, with chemical mechanical polishing, wet, and/or plasma etching methods.

12. A method of forming intermediate silicon dioxide isolated epitaxial silicon structure comprising the steps of:

forming a hard mask stack of silicon dioxide and silicon nitride on a silicon substrate;

forming a trench pattern in said single crystal silicon substrate;

forming a silicon dioxide layer on the surfaces of said trench pattern;

forming a heavily doped buried p⁺ layer around said trench pattern;

reactive ion etching said silicon dioxide layer on said trench pattern surfaces to expose single crystal silicon at trench bottom, leaving oxide liner on the walls of said trench pattern;

depositing selective epitaxial silicon to fill said trench pattern;

removing said hard mask stack;

forming a resist pattern to fully mask said filled trench;

forming buried porous silicon layer around said filled trench;

oxidizing said buried porous silicon layer and forming a thin oxide over said epitaxial silicon surface; and

forming epitaxial silicon islands by removing said thin oxide layer from top of said epitaxial silicon surface, with chemical mechanical polishing, wet, and/or plasma etching methods.

TSMC-01-0999

- 13. The method of forming dielectric isolated silicon structure according to claim 12, wherein said silicon dioxide liner thickness is approximately between 1000 °A and 2000 °A.
- 14. The method of forming dielectric isolated silicon structure according to claim 12, wherein said heavily doped, buried p⁺ layer is formed by implanting B⁺ ions with a dose of approximately between 10¹⁵ and 10¹⁶ atom/cm².
- 15. The method of forming dielectric isolated silicon structure according to claim 14, wherein said buried p⁺ layer depth is approximately between 4000 °A and 6000 °A.
- 16. The method of forming dielectric isolated silicon structure according to claim 12, wherein said buried porous silicon layer is formed with anodic etching process comprising:

etching bath composition: 10% - 40 % HF

current density: 10 - 60 mA/cm²

- 17. The method of forming dielectric isolated silicon structure according to claim 12, wherein said buried porous silicon layer is oxidized at approximately between 850 and 1050 °C.
- 18. The method of forming dielectric isolated silicon structure according to claim 17, wherein said isolating silicon dioxide layer has a thickness of approximately between 4000 °A and 6000 °A.

- 19. A silicon-dioxide isolated epitaxial silicon structure comprising: epitaxial silicon filled trenches in silicon substrate and isolating buried silicon dioxide layer surrounding said epitaxial silicon islands or regions.
- 20. The silicon-dioxide isolated epitaxial silicon structure according to claim 19, wherein said isolating silicon dioxide layer has a thickness of approximately between 4000 and 6000 °A.